Full Text PDF
ESTD Year: 2017 | Impact Factor: 6.9
DOI Prefix: 10.47001/IRJIET
ESTD Year: 2017 | Impact Factor: 6.9
DOI Prefix: 10.47001/IRJIET
Vol 10 No 9 (2026): Volume 10, Issue 9, September 2026 | Pages: 92-99
International Research Journal of Innovations in Engineering and Technology
OPEN ACCESS | Research Article | Published Date: 23-09-2026
An RTL-to-FPGA design and implementation analysis for an 8-bit fixed-bias truncated approximate multiplier has been evaluated on the XC7Z020-CLG484-1 device fabricated at 28 nm. The main central approximate core eliminates partial-product columns 0–5 (CUT=6) and inserts the corrected column C_FB=2^6=64 at the first reserved column. To observe the different architectural sound effects, both the exact and fixed-bias cores are evaluated with isolation at same input/core/output register boundaries, FPGA target for synthesis and implementation settings, clock constraints, and fabric-only DSP policy. A fully comprehensive evaluation of all 65,536 unsigned 8-bit test cases have been run for simulation and verification. A vast range of targets from 50 to 200 MHz are analyzed for observing post-route timing. The obtained results at 200 MHz reveal that, in case of the fixed-bias model structure reported +0.012 ns WNS while in the exact reference was −0.132 ns, LUT utilization was 68 versus 84 LUTs respectively, and consumes 0.021 versus 0.029 W dynamic power in fixed bias versus exact reference respectively. The study state that the PDP values decreases from 0.1488 to 0.1047 nJ and LUT-based ADP from 431.09 to 339.18 LUT•ns respectively. During the evaluation across the full sweep, the average changes reported in the fixed bias and exact reference models are 27.4% in dynamic power, 21.1% in LUT count, 28.0% in PDP, and 21.7% in ADP.
Approximate computing, fixed-bias multiplier, truncated multiplier, RTL-to-FPGA, ZedBoard, Zynq-7000, timing closure, WNS, power-delay product, area-delay product
Kuldeep Singh, Vinod Kumar, & Ajay Kumar. (2026). A Multi-Frequency Performance Evaluation of an 8-Bit Fixed-Bias Truncated Approximate Multiplier Design on FPGA. International Research Journal of Innovations in Engineering and Technology - IRJIET, 10(9), 92-99. Article DOI https://doi.org/10.47001/IRJIET/2026.109010
This work is licensed under Creative common Attribution Non Commercial 4.0 Internation Licence
S. Hashemi, R. I. Bahar, and S. Reda, “DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), 2015, pp. 418–425, doi: 10.1109/ICCAD.2015.7372600.
P. Kulkarni, P. Gupta, and M. Ercegovac, “Trading Accuracy for Power With an Underdesigned Multiplier Architecture,” in Proc. 24th Int. Conf. VLSI Design, 2011, pp. 346–351, doi: 10.1109/VLSID.2011.51.
R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha, and M. Pedram, “RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed Yet Energy-Efficient Digital Signal Processing,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 25, no. 2, pp. 393–401, Feb. 2017, doi: 10.1109/TVLSI.2016.2587696.
S. Mittal, “A survey of techniques for approximate computing,” ACM Computing Surveys, vol. 48, no. 4, 2016.
A.G.M. Strollo et al., “A modular Vedic multiplier architecture for model-based design and deployment on FPGA platforms,” Microprocessors and Microsystems, vol. 76, 103106, 2020.
N. Petra, D. De Caro, V. Garofalo, E. Napoli, and A. G. M. Strollo, “Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 6, pp. 1312–1325, Jun. 2010, doi: 10.1109/TCSI.2009.2033536.
V. Garofalo, N. Petra, and E. Napoli, “Analytical Calculation of the Maximum Error for a Family of Truncated Multipliers Providing Minimum Mean Square Error,” IEEE Trans. Comput., vol. 60, no. 9, pp. 1366–1371, Sep. 2011, doi: 10.1109/TC.2010.236.
G. Zervakis, K. Tsoumanis, S. Xydis, D. Soudris, and K. Pekmestzi, “Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 10, pp. 3105–3117, Oct. 2016, doi: 10.1109/TVLSI.2016.2535398.
S. Vahdat, M. Kamal, A. Afzali-Kusha, and M. Pedram, “TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 27, no. 5, pp. 1161–1173, May 2019, doi: 10.1109/TVLSI.2018.2890712.
A.Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and Analysis of Approximate Compressors for Multiplication,” IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015, doi: 10.1109/TC.2014.2308214.
K. V. Gowreesrinivas, S. Srinivas, and P. Samundiswary, “FPGA implementation of a resource efficient Vedic multiplier using SPST adders,” Engineering, Technology & Applied Science Research, vol. 13, no. 3, pp. 10698–10702, 2023.
Xilinx, Vivado Design Suite User Guide: Design Analysis and Closure Techniques, UG906, documentation applicable to Vivado 2019.2.
Avnet, ZedBoard Hardware User Guide, Zynq-7000 All Programmable SoC development platform.